EE382V (17325): Principles in Computer Architecture Parallelism and Locality Fall 2007 Lecture 6 – Summary of HW Parallelism; SW Parallelism

Mattan Erez



The University of Texas at Austin



- Corrections/clarifications
- Pipelining
- Summary of parallel HW (multiple ALUs)
- Classification of ILP/DLP/TLP in software
- Patterns for parallel programming



- This is not a microarchitecture class
 - We will be discussing microarch. of various stream processors though
 - Details deferred to later in the semester
- This class is not a replacement for Parallel
 Computer Architecture class
 - We only superficially cover many details of parallel architectures
 - Focus on parallelism and locality at the same time

Corrections/clarifications

- Intel µops vs. AMD R-ops
 - Intel μ ops are RISC-like LD/ST
 - μops can occasionally be fused to improve scheduling
 - AMD R-ops can have memory operands
 - Removed when actually issued to ALUs

- SMT and TLS
 - TLS: convert ILP \rightarrow TLP
 - SMT: convert TLP \rightarrow ILP (in execution part of pipeline)

Evaluate DLP/ILP/TLP based on actual HW mechanisms (rather than names)



- Corrections/clarifications
- Pipelining
- Summary of parallel HW (multiple ALUs)
- Classification of ILP/DLP/TLP in software
- Patterns for parallel programming

Simplified view of a processor

HE









1 | F | D | I | R | E | E | E | W | C |



1 | F | D | I | R | E | E | E | W | C | F | D | I | R | E | E | E | W | C | F | D | I | R | E | E

1	F	D	I	R	Ε	Ε	Ε	W	С									
2		F	D	I.	R	Ε	Е	Е	W	С								
3			F	D	I	R	Ε	Ε	Ε	W	С							

What are the parallel resources?

1	F	D		R	Ε	Ε	Е	W	С													
2		F	D	I.					R	Е	Ε	Ε	W	С								
3			F	D	I									R	Е	Е	Ε	W	С			

1	F	D	I	R	Е	Е	Е	W	С									
2		F	D	I.	R	Ш	Е	Ε	A	С								
3			F	D	I	R	Ε	Ε	Ε	W	С							

Communication and synchronization mechanisms?

1	F	D	I	R	Е	Е	Е	W	С														
2		F	D	I	R	L	L	L	L	L	L	L	L	L	W	С							
3			F	D	I											R	Е	Е	Ε	W	С		
4				F	D											I	R	Е	Ε	Ε	W	С	

Simplified view of a OOO pipelined processor

1	F	D	I	d	R	Е	Е	Е	W	С											
2		F	D	I.	d	R	L	L	L	L	L	L	L	L	L	W	С				
3			F	D		d	R	Ε	Ε	Ε	W	С									
4																					

Communication and synchronization mechanisms?

Pipelining Summary

- Pipelining is using parallelism to hide latency
 Do useful work while waiting for other work to finish
- Multiple parallel components, not multiple instances of same component
- Examples:
 - Execution pipeline
 - Memory pipelines
 - Issue multiple requests to memory without waiting for previous requests to complete
 - Software pipelines
 - Overlap different software blocks to hide latency: computation/communication

- Corrections/clarifications
- Pipelining
- Summary of parallel HW (multiple ALUs)
 - Analyze by shared resources
 - Analyze by synch/comm mechanisms
 - ILP, DLP, and TLP organizations
- Classification of ILP/DLP/TLP in software
- Patterns for parallel programming

Resources in a parallel processor/system

- Execution
 - ALUs
 - Cores/processors
- Control
 - Sequencers
 - Instructions
 - 000 schedulers
- State
 - Registers
 - Memories
- Networks

Communication and synchronization

- Synchronization
 - Clock explicit compiler order
 - Explicit signals (e.g., dependences)
 - Implicit signals (e.g., flush/stall)
 - More for pipelining than multiple ALUs
- Communication
 - Bypass networks
 - Registers
 - Memory
 - Explicit (over some network)

Organizations for ILP (for multiple ALUs)

Superscalar (ILP for multiple ALUs)

How many ALUs?

SMT/TLS (ILP for multiple ALUs)

SMT/TLS (ILP for multiple ALUs)

Why is this ILP? How many threads?

VLIW (ILP for multiple ALUs)

How many ALUs?

Explicit Dataflow (ILP for multiple ALUs)

Explicit Dataflow (ILP for multiple ALUs)

From HW – this is SIMD

SIMD (DLP for multiple ALUs)

SIMD (DLP for multiple ALUs)

Vectors (DLP for multiple ALUs)

Vectors: memory addresses are part of singleinstruction and not part of multiple-data **TLP for multiple ALUs**

UTER BECE

MIMD – shared memory (TLP for multiple ALUs)

MIMD – shared memory (TLP for multiple ALUs)

MIMD – distributed memory

TIE

MIMD – distributed memory

Summary of communication and synchronization

Style	Synchronization	Communication
Superscalar	explicit signals (RS)	registers+bypass
VLIW	clock+compiler	registers (bypass?)
Dataflow	explicit signals	registers+explicit
SIMD	clock+compiler	explicit
MIMD	explicit signals	memory+explicit

Summary of sharing in ILP HW

Style	Seq	Inst	000	Regs	Mem	ALUs	Net
Superscalar	S	Ρ	S	S	S	S	S
SMT/TLS	Ρ	Ρ	S	S	S	S	S
VLIW	S	Ρ	N/A	S	S	Ρ	S
Dataflow	В	Ρ	Ρ	В	S	Р	S

Summary of sharing in DLP and TLP

Style	Seq	Inst	000	Regs	Mem	ALUs	Net
Vector	S	S	N/A	Ρ	<u>s</u>	Ρ	В
SIMD	S	S	N/A	Ρ	p	Ρ	В
MIMD	Ρ	Ρ	Ρ	Ρ	S/P	Ρ	В

• Back to the board.