EE382V (17325): Principles in Computer Architecture Parallelism and Locality Fall 2007

Lecture 11 - The Graphics Processing Unit

Mattan Erez



The University of Texas at Austin


Outline

- What is a GPU?
- Why should we care about GPUs?
- 3D graphics pipeline
- Programmable graphics pipeline

- Most slides courtesy David Kirk (NVIDIA) and Wen-Mei Hwu (UIUC)
 - From The University of Illinois ECE 498AI class
- Some slides courtesy Massimiliano Fatica (NVIDIA)

A GPU Renders 3D Scenes

- A Graphics Processing Unit (GPU) accelerates rendering of 3D scenes
 - Input: description of scene
 - Output: colored pixels to be displayed on a screen
- Input:
 - Geometry (triangles), colors, lights, effects, textures
- Output:



State of the Art in 1985

- First movie from Pixar Luxo Jr.
- 2 3 hours per frame on a Cray-1 supercomputer

- Today: 1/30th of a second on a PC
 - Over 300,000x faster
- Still not even close to where we need to be... but look how far we've come!

GPU Scene Complexity Defined by Standard Interfaces (DirectX and OpenGL)

- DirectX and OpenGL define the interface between applications and the GPU
- Geometry describes the objects and layout
 - Triangles (vertices) describe all objects
 - Can have millions of triangles per scene
 - Can modify triangle surfaces
 - Bumps, ripples, ...
 - Lights are part of the scene geometry
- Pixel Shaders describe how to add color
 - Colors of triangle vertices
 - Textures (patterns)
 - How to determine color of pixels within a triangle

– ...



GPUs in 1997 - DirectX 5





GPUs in 1998 - DirectX 6





GPUs in 2000 - DirectX 7





GPUs in 2001 - DirectX 8

• First programmable graphics (Shader Model 1)





GPUs in 2003 - DirectX 9

• More programmability (Shader Model 2)



NEW MILECTON

GPUs in 2004 - DirectX 9.0c

Yet more programmability (Shader Model 3)





GPUs in 2007 - DirectX 10

Full programs in pipeline (Shader Model 4)



DirectX 10



Outline

- What is a GPU?
- Why should we care about GPUs?
- 3D graphics pipeline
- Programmable GPUs

- Many slides courtesy David Kirk (NVIDIA) and Wen-Mei Hwu (UIUC)
 - From The University of Illinois ECE 498AI class
- Other slides courtesy Massimiliano Fatics (NVIDIA)

Complexity and Quality are Orders of Magnitude Better













GPU Performance is Increasing Much Faster than CPUs




The GPU is Now a Fully Programmable General Purpose Processor

 Programmability needed by graphics – can be exploited for GP computation



Speedup of Applications



- GeForce 8800 GTX vs. 2.2GHz Opteron 248
 - 10x speedup in a kernel is typical, as long as the kernel can occupy enough parallel threads
 - 25x to 400x speedup if the function's data requirements and control flow suit the GPU and the application is optimized
- Keep in mind that the speedup also reflects how suitable the CPU is for executing the kernel

GPU and CPU Architectures are Starting to Converge

	CPUs	GPUs
1997	no explicit parallelism	not programmable
2000	explicit short vectors	emerging programmability (2001 - 2002), "infinite" DP
2003	explicit short vectors explicit threading (~2)	fully programmable explicit "infinite" DP no scatter
2006	explicit short vectors explicit threading (~4)	explicit vectors explicit threading (~16)
2009?	explicit vectors explicit threading (>16)	explicit vectors explicit threading (>16)


Outline

- What is a GPU?
- Why should we care about GPUs?
- 3D graphics pipeline
- Programmable GPUs

- Many slides courtesy David Kirk (NVIDIA) and Wen-Mei Hwu (UIUC)
 - From The University of Illinois ECE 498AI class
- Other slides courtesy Massimiliano Fatics (NVIDIA)

STEP TO SECTION

The NVIDIA GeForce Graphics Pipeline




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

STATE OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN C


Color Framebuffer ("Display")

- 2D array of R,G,B color pixel values
- 8 bits (256 levels) per color component
- Three 8-bit components can represent 16 million different colors, including 256 shades of gray
- 4th component: alpha; used for blending
- Typical high end: 2048x1536 pixels



NEW THEOTY

Describing an Object



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

Feeding the GPU

- GPU accepts a sequence of commands and data
 - Vertex positions, colors, and other shader parameters
 - Texture map images
 - Commands like "draw triangles with the following vertices until you get a command to stop drawing triangles".
- Application pushes data using Direct3D or OpenGL
- GPU can pull commands and data from system memory or from its local memory

Host Interface

Vertex Contro

VS/T&L

Triangle Setup

Raster

Shader

ROP





- Bus Interface
- DMA Engines
- Class Interfaces
 - This enables our Unified Driver Architecture
- How the CPU communicates to our GPU
- How our GPU communicates back to the CPU
- How we move data back and forth to the CPU

Transform Vertex Positions

Why transform vertices?

- Rotate, translate and scale each object to place it correctly among the other objects that make up the scene model.
- Rotate, translate, and scale the entire scene to correctly place it relative to the camera's position, view direction, and field of *view*.

How?

Multiply every floating point vertex position by a combined 4x4 model-view matrix to get a 4-D [x y z w] eye-space position



Vertex Control

- Vertex Control

 Vertex Cache

 VS/T&L

 Vertex Cache

 Vertex Cache

 Triangle Setup

 Raster


 Shader

 ROP

 FBI
- Receives parameterized vertex data
- Inputs data to vertex cache
- Formats vertices for processing
- Data can come to our GPU in a variety of formats
- Vertex control organizes vertex data into a consistent, hardware understandable format

What's a Vertex?

- The defining "corners" of a primitive
- For GeForce that means a triangle



STEP ME

Vertex Cache

- Host
 Vertex Control
 VS/T&L

 Triangle Setup

 Raster

 Shader


 ROP

 FBI
- Temporary store for vertices, used to gain higher efficiency
- Re-using vertices between primitives saves AGP/PCI-E bus bandwidth
- Re-using vertices between primitives saves GPU computational resources
- A vertex cache attempts to exploit "commonality" between triangles to generate vertex reuse
- Unfortunately, many applications do not use efficient triangular ordering



Geometry/Vertex Processing

- Transform & Lighting
 - Fixed set of transformations and effects





Vertex Processing Examples



- Deformation
- Warping
- Procedural Animation






- Range-based Fog
- Elevation-based Fog



- Animation
 - Morphing
 - Interpolation




Lens Effects

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign



Geometry/Vertex Processing

- Transform & Lighting
 - Fixed set of transformations and effects
- Today: "Vertex Shading"
 - Programmable programs run on a per vertex basis
 - One vertex in → One vertex out:
 DP "stream" processing
 - "Flow-through" programming architecture





Vertex Lighting

- Vertex lighting generates a color value at each vertex.
- Simplest GPU "lighting": application calculates and delivers an (R,G,B) triplet for every vertex.
- A more typical GPU lighting equation models the physics of light transport. We sum contributions of:
 - Ambient uniform light from all directions
 - Emissive light given off by the object itself
 - Specular glossy, mirror-like reflections
 - Diffuse dull, matte-finish reflections

Triangle Setup

- Each vertex of each polygon contains parameters used by Triangle Setup – typically 4 or more
- In Setup, this vertex data is used to create a map relating pixel coordinates with the variables that will ultimately determine their color






Rasterization

- ertex Contro Triangle Setup Raster Rasterization is the process of Shader Cache **Buffer** determining which pixels are contained **ROP** Memory **FBI** in each triangle
- For each of these pixels, the rasterizer creates the necessary information for pixel shading
- It includes information like
 - Position
 - Color
 - Texture coordinates for each pixel
 - Pattern for rasterization (which helps fill texture cache ahead of time)
- In GeForce, it also includes Z-Occlusion

Rasterization

- Given a triangle, identify every pixel that belongs to that triangle
- Point Sampling
 - A pixel belongs to a triangle if and only if the center of the pixel is located in the interior of the triangle
 - Evaluate 3 edge equations of the form E=Ax+By+C, where E=0 is exactly on the line, and positive E is towards the interior of the triangle.



Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign Shading

Tony
50

Vertex Control

Vertex Cache

T&L

Triangle Setup

Raster

Shader

ROP


FBI

- Shading is assigning color values to pixels
- Color values can be determined by:
 - Interpolated shading (ex. Gouraud or Phong)
 - Texture mapping
 - Per pixel lighting mathematics
 - Reflections
 - Complex pixel shader programs
- Shading includes Texture Mapping
- A color value can now be procedurally generated...

STORESTON OF THE PERSON OF THE


Gourand Interpolation

- Also called "smooth shading"
- Linearly vary color values across the triangle interior.
- More realistic than flat shading because the facets in the model are less obvious.




Texture Mapping

 Associate points in an image to points in a geometric object




Sphere with no texture



Texture image



Sphere with texture



Mip N

Mip Mapping



objects appear smaller with greater distance.

level of detail (LOD).



Mip Mapping is a technique to manage pixel

generated and stored. These smaller stored textures are used for the texture samples as

Scaled versions of the original texture are





1024x1024

512x512

256x256


128x128

64x64




Bilinear Filtering

Individual texel colors are interpolated from the four nearest texels of the closest stored mip map.



Random Sized Texture Needed in a Given Frame of an Applicaiton




Stored Mip Map Texture


NI MECE

Texture Filtering - Good

Nearest



Bilinear





NE PROPERTY OF THE PROPERTY OF

Texture Filtering - Better

Bilinear









NATURAL DESIGNATION OF THE PERSON OF THE PER

Trilinear Filtering


Individual texel colors are interpolated from bilinear interpolations of nearest adjacent mip maps.



Stored Mip Map Texture




Random Sized Texture Needed in a Given Frame of an Application




Stored Mip Map Texture

Trilinear Filtering



Sea, and still the sea is

Anisotropic Filtering





Filtering techniques

Point sampling:

- pixel values are calculated by choosing one texture pixel (texel) color

Bilinear filtering:

 interpolating colors from 4 neighboring texels. This gives a smoothing (if somewhat blurry) effect and makes the scene look more natural and prevents abrupt transitions between neighboring texels.

Trilinear filtering:


 interpolating bilinearly filtered samples from two mip-maps. Trilinear mip-mapping prevents moving objects from displaying a distracting "sparkle" caused by abrupt transitions between mipmaps.

Anisotropic filtering:

 interpolating and filtering multiple samples from one or more mipmaps to better approximate very distorted textures. Gives a sharper effect when severe perspective correction is used. Trilinear mipmapping blurs textures more.

Texture Cache






- Due to nature of texture filtering high degrees of efficiency are possible
- Efficient texture caches can achieve 75% or better hit rates
- Reduces texture (memory) bandwidth by a factor of four for bilinear filtering

Pixel Shading

- 1999 (DirectX 7)
 - Application could select from a few simple combinations of texture and interpolated color
 - Add
 - Decal
 - Modulate
- Next (DirectX 9)
 - Write a general program that executes for every pixel with a nearly unlimited number of interpolated inputs, texture lookups and math operations
 - Can afford to perform sophisticated lighting calculations at every pixel



#clock 3
rcp r0.a, r0.a
mul r0.rg r0, r0.a
mui r0.a, r0.a, r1.a
texid r2, r0, s1
mad r2.rgb, r0.a, r2, c5
abs r0.a, r0.a
log rū.a, rū.a

clock 4
rcp r0.a, t1.a #
mul r0.rg, t1, r0.a #
mul r0.a, r0.a, c2.g #
textd r1, r0, s3 #
mad r1.rgb, r1, c4, -r2 #

clock 5 texld r0, r1.bar, s2 mad r0.rgb, r0, v0, r1 mul r0.a, r1, v0

exp r0.a. r0.a

clock 6 mul r1.rgb, r0.a, c5.a mad r0.rgb, r1, r0.a, r0 mov r0.a, c3.a mov oC0, r0

reciprocal in shader 0
div instruction in shader 0
dual issue in shader 0
texture fetch
mad in shader 1
abs in shader 1
log in shader 1

reciprocal in shader 0 # div instruction in shader 0 # dual issue in shader 0 # tex fetch # mad In shader 1 # dual issue in shader 1


texture coordinates swizzle # color calculation in shader 1 # dual issue in shader 1

mul in shader 0 # mad in shader 1 # move in shader 1

move in shader 1



GeForce FX Fragment/Pixel Program Examples




Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

EE382V: Principles of Computer Architecture, Fall 2007 -- Lecture 11




ROP (from Raster Operations)

- C-ROP performs frame buffer blending
 - Combinations of colors and transparency
 - Antialiasing
 - Read/Modify/Write the Color Buffer
- Z-ROP performs the Z operations
 - Determine the visible pixels
 - Discard the occluded pixels
 - Read/Modify/Write the Z-Buffer
- ROP on GeForce also performs
 - "Coalescing" of transactions
 - Z-Buffer compression/decompression




Alpha Blending


- Alpha Blending is used to render translucent objects.
- The pixel's alpha component contains its opacity.
- Read-modify-write operation to the color framebuffer
- Result = alpha * Src + (1-alpha) * Dst




Anti-Aliasing

- Aliased rendering: color sample at pixel center is the color of the whole pixel
- Anti-aliasing accounts for the contribution of all the primitives that intersect the pixel







Triangle Geometry

Aliased

Anti-Aliased



Frame Buffer Interface (FBI)

- Vertex Control
 Surface Engine
 T&L


 Triangle Setup

 Raster
 Shader
 ROP

 FBI
- Manages reading from and writing to frame buffer
- Perhaps the most performancecritical component of a GPU
- GeForce's FBI is a crossbar
- Independent memory controllers for 4+ independent memory banks for more efficient access to frame buffer

The Frame Buffer

- The primary determinant of graphics performance other than the GPU
- The most expensive component of a graphics product other than the GPU
- Memory bandwidth is the key
- Frame buffer size also determines
 - Local texture storage
 - Maximum resolutions
 - AA resolution limits



Z Buffer

- A Z buffer is a 2-D array of Z values with the same (x,y) dimensions as the color framebuffer
- Every candidate pixel from the shader has a calculated Z value along with its R,G,B,A color.
- Before writing the color, perform the Z-buffer test:
 - Read the Z value from memory
 - Compare the candidate Z to the Z from memory; if the candidate Z is NOT in front of the previous Z, discard the pixel
 - Otherwise, write the new Z value to the Z buffer and write (or blend)
 the new color to the color framebuffer

Summary, so far...

- Introduction to several key 3D graphics concepts:
 - Framebuffers
 - Object Representation
 - Vertex Processing
 - Lighting
 - Rasterization
 - Gouraud Interpolation
 - Texture Mapping
 - Pixel Shading
 - Alpha Blending
 - Anti-Aliasing
 - Z-Buffering




Outline

- What is a GPU?
- Why should we care about GPUs?
- 3D graphics pipeline
- Programmable GPUs

- Many slides courtesy David Kirk (NVIDIA) and Wen-Mei Hwu (UIUC)
 - From The University of Illinois ECE 498AI class
- Other slides courtesy Massimiliano Fatics (NVIDIA)




Adding Programmability to the Graphics Pipeline



Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign

Vertex and Fragment Processing Share Unified Processing Elements

Load balancing HW is a problem





Heavy Geometry Workload Perf = 4



Heavy Pixel

Workload Perf = 8

Vertex and Fragment Processing Share Unified Processing Elements

Load balancing SW is easier

Unified Shader





Heavy Geometry
Workload Perf = 11

Unified Shader





Heavy Pixel
Workload Perf = 11

Vertex and Fragment Processing is Dynamically Load Balanced



Less Geometry




More Geometry

Unified Shader Usage

High pixel shader use


Low vertex shader use



Balanced use of pixel shader and vertex shader

Make the Compute Core The Focus of the Architecture

- Preclessure of Ellists or paramagnable arrocessing
- · Sherhalldebearshiltestuse specifically refession uting



Parallel Computing on a GPU

- NVIDIA GPU Computing Architecture
- Via a separate HW interface
- In laptops, desktops, workstations, servers



- 8-series GPUs deliver 50 to 200 GFLOPS on compiled parallel C applications
- GPU parallelism is doubling every year
- Programming model scales transparently
- Programmable in C with CUDA tools
- Multithreaded SPMD model uses application data parallelism and thread parallelism



Next Lectures

- NVIDIA GeForce 8800 architecture
- CUDA programming model