EE382V (17325): Principles in Computer Architecture Parallelism and Locality Fall 2007 Lecture 17 – Stream Processors (Part I)

Mattan Erez



The University of Texas at Austin



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- HW and SW tradeoffs and tuning options
 - Locality, parallelism, and scheduling
- Petascale implications

Stream Processors Offer Efficiency and Performance



Huge potential impact on petaflop system design



- Hardware matches VLSI strengths
 - Throughput-oriented design
 - Parallelism, locality, and partitioning
 - Hierarchical control to simplify instruction sequencing
 - Minimalistic HW scheduling and allocation
- Software given more explicit control
 - Explicit hierarchical scheduling and latency hiding (*schedule*)
 - Explicit parallelism (*parallelize*)
 - Explicit locality management (*localize*)

Must reduce HW "waste" but no free lunch



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- HW and SW tradeoffs and tuning options
 - Locality, parallelism, and scheduling
- Petascale implications

Effective Performance on Modern VLSI

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Bandwidth
 - management
 - Maximize pin utilization
 - Throughput oriented I/O (latency terrant) 12mm

Parallelism, locality, bandwidth, and efficient control (and latency hiding)





Bandwidth Dominates Energy Consumption

Operation	Energy	
	(0.13um)	(0.05um)
32b ALU Operation	5pJ	0.3pJ
Read 32b from 8KB RAM	50pJ	3b1
Transfer 32b across chip (10mm)	100pJ	17pJ
Transfer 32b off chip (2.5G CML)	1.3nJ	400pJ

1:20:260 local to global to off-chip ratio yesterday1:56:1300 tomorrow

Off-chip >> global >> local >> compute













Process *streams* of "bite-sized" data (predetermined sequence)

Generalizing the Stream Model

- Data access determinable well in advance of data use
 - Latency hiding
 - Blocking
- Reformulate to *gather compute scatter*
 - Block phases into *bulk operations*
- "Well in advance": enough to hide latency between blocks and SWP
- Assume data parallelism within compute phase



- Data access determinable well in advance of data use
 - Latency hiding
 - Blocking
- Reformulate to gather compute scatter
 - Block phases into *bulk operations*







- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Streaming style
 - explicit
 - positively constrained
 - scalable DLP
 - DLP >> SIMD
 - "memory level parallelism"



Parallelism is explicit and compact Control is hierarchical and efficient

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style
 - explicit locality
 - positively constrained



partitioned



- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style
 - explicit locality
 - positively constrained
 - explicit communication



Locality is explicit and compact Communication is explicit

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Latency Tolerance
 - Throughput oriented I/O
 - Increasing on-/off-chip latencies
- Minimum control overhead





Generalizing the Stream Model

- Medium granularity bulk operations
 - Kernels and stream-LD/ST
- Predictable sequence (of bulk operations)
 - Latency hiding, explicit communication
- Hierarchical control
 - Inter- and intra-bulk
- Throughput-oriented design
- Locality and parallelism
 - kernel locality + producer-consumer reuse
 - Parallelism within kernels

Generalized stream model matches VLSI requirements



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- HW and SW tradeoffs and tuning options
 - Locality, parallelism, and scheduling
- Petascale implications

Parallelism and Locality in Streaming Scientific Applications

VLSI

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Bandwidth management
 - Maximize pin utilization
 - Throughput oriented I/O (latency tolerant)



Streaming model

- medium granularity bulk operations
 - kernels and stream-LD/ST
- Predictable sequence
- Locality and parallelism
 - kernel locality + producer-consumer reuse

EE382V: Principles of Computer Architecture, Fall 2007 -- Lecture 17

input

output

Stream Processor Architecture Overview

- Parallelism
 - Lots of FPUs
 - Latency hiding
- Locality
 - Partitioning and hierarchy
- Bandwidth management
 - Exposed communication (at multiple levels)
 - Throughput-oriented design
- Explicit support of stream execution model
 - Bulk kernels and stream load/stores

Maximize efficiency: FLOPs / BW, FLOPs / power, and FLOPs/ area

Stream Processor Architecture (Merrimac)



Multiple FPUs for high-performance



8 **G**R

Need to bridge 100X bandwidth gap Reuse data on chip and build locality hierarchy



LRF provides the bandwidth through locality Low energy by traversing short wires





Clustering exploits kernel locality (short term reuse)





Clustering exploits kernel locality (short term reuse) Enables efficient instruction-supply





SRF reduces off-chip BW requirements (producerconsumer locality); enables latency-tolerance

Stream Processor Architecture (Merrimac)



Inter-cluster switch adds flexibility: breaks strict SIMD and assists memory alignment

Stream Processor Architecture (Merrimac)



Cache is a BW amplifier for select accesses



Stream Processors



- ClearSpeed CSX600, MorphoSys, ...
- GPUs?

Somewhat specialized processors but over a range of applications



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- HW and SW tradeoffs and tuning options
 - Locality, parallelism, and scheduling
- Petascale implications





Decoupling enables efficient static architecture Separate address spaces (MEM/SRF/LRF)



Staging area for bulk operations enables software latency hiding and high-throughput I/O

Hierarchical Control



Decoupling allows efficient and effective instruction schedulers

Streaming Memory Systems





DRAM systems are very sensitive to access pattern, Throughput-oriented memory system helps **Streaming Memory Systems Help**

Inorder Row Row+Col



Capable memory system even more important for applications

Streaming Memory Systems

- Bulk stream loads and stores
 - Hierarchical control
- Expressive and effective addressing modes
 - Can't afford to waste memory bandwidth
 - Use hardware when performance is non-deterministic



Stream memory system helps the programmer and maximizes I/O throughput