

Mattan Erez



The University of Texas at Austin

Outline

- Parallel HW (multiple ALUs)
 - Analyze by shared resources
 - Analyze by synch/comm mechanisms
 - ILP, DLP, and TLP organizations
- Parallelism in SW
 - ILP/DLP/TLP?
- Parallel Programming
 - Design patterns

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008

2

Parallel Execution

- Concurrency
 - what are the multiple resources?
- Communication
 - and storage
- Synchronization
- what is being *shared*?
- What is being *partitioned*?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008

3

Pipelining Summary

- Pipelining is using parallelism to hide latency
 - Do useful work while waiting for other work to finish
- Multiple parallel components, not multiple instances of same component
- Examples:
 - Execution pipeline
 - Memory pipelines
 - Issue multiple requests to memory without waiting for previous requests to complete
 - Software pipelines
 - Overlap different software blocks to hide latency: **computation/communication**

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008

4

Resources in a parallel processor/system

- Execution
 - ALUs
 - Cores/processors
- Control
 - Sequencers
 - Instructions
 - OOO schedulers
- State
 - Registers
 - Memories
- Networks

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008

5

Communication and synchronization

- Synchronization
 - Clock - explicit compiler order
 - Explicit signals (e.g., dependences)
 - Implicit signals (e.g., flush/stall)
 - More for pipelining than multiple ALUs
- Communication
 - Bypass networks
 - Registers
 - Memory
 - Explicit (over some network)

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008

6

Organizations for ILP (for multiple ALUs)

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 7

Superscalar (ILP for multiple ALUs)

How many ALUs?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 8

Superscalar (ILP for multiple ALUs)

- Synchronization
 - Explicit signals (dependences)
- Communication
 - Bypass, registers, mem
- Shared
 - Sequencer, OOO, registers, memories, net, ALUs
- Partitioned
 - Instructions

How many ALUs?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 9

SMT/TLS (ILP for multiple ALUs)

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 10

SMT/TLS (ILP for multiple ALUs)

Why is this ILP? How many threads?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 11

SMT/TLS (ILP for multiple ALUs)

- Synchronization
 - Explicit signals (dependences)
- Communication
 - Bypass, registers, mem
- Shared
 - OOO, registers, memories, net, ALUs
- Partitioned
 - Sequencer, Instructions, arch. registers

Why is this ILP? How many threads?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 12

VLIW (ILP for multiple ALUs)

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 13

VLIW (ILP for multiple ALUs)

How many ALUs?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 14

VLIW (ILP for multiple ALUs)

- Synchronization
 - Clock+compiler
- Communication
 - Registers, mem, bypass
- Shared
 - Sequencer, OOO, registers, memories, net
- Partitioned
 - Instructions, ALUs

How many ALUs?

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 15

Explicit Dataflow (ILP for multiple ALUs)

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 16







Explicit Dataflow (ILP for multiple ALUs)




9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 17

Explicit Dataflow (ILP for multiple ALUs)

- Synchronization
 - Explicit signals
- Communication
 - Registers+explicit
- Shared
 - Sequencer, memories, net
- Partitioned
 - Instructions, OOO, ALUs

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 18





Summary of communication and synchronization

Style	Synchronization	Communication
Superscalar	explicit signals (RS)	registers+bypass
VLIW	clock+compiler	registers (bypass?)
Dataflow	explicit signals	registers+explicit
SIMD	clock+compiler	explicit
MIMD	explicit signals	memory+explicit

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 28

Summary of communication and synchronization

Style	Synchronization	Communication
Superscalar		
VLIW		
Dataflow		
SIMD		
MIMD		

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 29

Summary of sharing in ILP HW

Style	Seq	Inst	OOO	Regs	Mem	ALUs	Net
Superscalar	S	P	S	S	S	S	S
SMT/TLS	P	P	S	S	S	S	S
VLIW	S	P	N/A	S	S	P	S
Dataflow	B	P	P	B	S	P	S

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 30

Summary of sharing in ILP HW

Style	Seq	Inst	OOO	Regs	Mem	ALUs	Net
Superscalar							
SMT/TLS							
VLIW							
Dataflow							

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 31

Summary of sharing in DLP and TLP

Style	Seq	Inst	OOO	Regs	Mem	ALUs	Net
Vector							
SIMD							
MIMD							

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 32

Summary of sharing in DLP and TLP

Style	Seq	Inst	OOO	Regs	Mem	ALUs	Net
Vector	S	S	N/A	P	<u>S</u>	P	B
SIMD	S	S	N/A	P	<u>P</u>	P	B
MIMD	P	P	P	P	S/P	P	B

9/16/2008 EE382V: Principles in Computer Architecture, Fall 2008 -- Lecture 6 (c) Mattan Erez, 2008 33