


Mattan Erez

 The University of Texas at Austin



Hardware Efficiency → Greater Software Responsibility

- Hardware matches VLSI strengths
 - Throughput-oriented design
 - Parallelism, locality, and partitioning
 - Hierarchical control to simplify instruction sequencing
 - Minimalistic HW scheduling and allocation
 - Bulk operations and decoupling**
- Software **given** more explicit control
 - Explicit hierarchical scheduling and latency hiding
 - Explicit parallelism
 - Explicit locality management and communication
 - Generalize streaming with *bulk gather-compute-scatter*

Must reduce HW “waste” but no free lunch

Stream Processors and GPUs

| Stream Processors | GPUs |
|--|--|
| <ul style="list-style-type: none"> Bulk kernel computation <ul style="list-style-type: none"> Kernel uses “scalar” ISA VLIW + SIMD Bulk memory operations <ul style="list-style-type: none"> Software latency hiding Stream mem. System HW optimized local mem. <ul style="list-style-type: none"> Locality opportunities Minimize off-chip transfers <ul style="list-style-type: none"> With capable mem system So far mostly load-time parameters | <ul style="list-style-type: none"> Bulk kernel computation <ul style="list-style-type: none"> Kernel uses “scalar” ISA SIMD Scalar mem. Operations <ul style="list-style-type: none"> Threads to hide latency Threads to fill mem. Pipe Small shared memory <ul style="list-style-type: none"> Limited locality Rely on off-chip BW <ul style="list-style-type: none"> Needed for graphics Dynamic work-loads <ul style="list-style-type: none"> Mostly read-only |

Outline

- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism, and scheduling
- Irregular streaming applications

Effective Performance on Modern VLSI

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Bandwidth management
 - Maximize pin utilization
 - Throughput oriented I/O (latency tolerant)

Parallelism, locality, bandwidth, and efficient control (and latency hiding)

Bandwidth Dominates Energy Consumption

| Operation | 65nm | 32nm | 16nm |
|---------------------------------------|------|------|------|
| 64b FP Operation | 38 | 12.5 | 4.2 |
| Read 64b from 16KB Cache | 17.5 | 5.3 | 2 |
| Transfer 64b across chip (10mm, Rep.) | 179 | 179 | 179 |
| Transfer 64b across chip (10mm, Cap.) | 18 | 18 | 18 |
| Transfer 64b off chip | 154 | 115 | 100 |

Locality/Communication are key;
Even then, performance is power-bound

Processor-Centric View – All Data Accessible

Leads to cache model “merging”
on-chip addresses and off-chip memory

Realistic View – Only Part of Working Set is Accessible In On-Chip State

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 – Lecture 18 (c) Mattan Erez 2008 9

Stream Execution Model Accounts for Infinite Data

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 – Lecture 18 (c) Mattan Erez 2008 10

Stream Execution Model Accounts for Infinite Data

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 – Lecture 18 (c) Mattan Erez 2008 11

Stream Execution Model Accounts for Infinite Data

Process *streams* of “bite-sized” data
(predetermined sequence)

Generalizing the Stream Model

- Data access determinable **well in advance** of data use
 - Latency hiding
 - Blocking
- Reformulate to **gather - compute - scatter**
 - Block phases into **bulk operations**
- "Well in advance": enough to hide latency between blocks and SWP
- Assume data parallelism within compute phase

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 11

Take Advantage of Software: Hierarchical Bulk Operations

- Data access determinable **well in advance** of data use
 - Latency hiding
 - Blocking
- Reformulate to **gather - compute - scatter**
 - Block phases into **bulk operations**

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 14

Bulk Operations are Good for Hardware

- Parallelism**
 - 10s of FPU's per chip
 - Efficient control
- Streaming style**
 - explicit
 - positively constrained
 - scalable DLP
 - DLP >> SIMD
 - "memory level parallelism"

Parallelism is explicit and compact
Control is hierarchical and efficient

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 15

Bulk Operations are Good for Hardware

- Parallelism**
 - 10s of FPU's per chip
 - Efficient control
- Locality**
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style**
 - explicit locality
 - positively constrained

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 16

Bulk Operations are Good for Hardware

- Parallelism**
 - 10s of FPU's per chip
 - Efficient control
- Locality**
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style**
 - explicit locality
 - positively constrained
 - explicit communication

Locality is explicit and compact
Communication is explicit

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 17

Bulk Operations are Good for Hardware

- Parallelism**
 - 10s of FPU's per chip
 - Efficient control
- Locality**
 - Reuse reduces global BW
 - Locality lowers power
- Latency Tolerance**
 - Throughput oriented I/O
 - Increasing on-/off-chip latencies
- Minimum control overhead**

Hardware designed for throughput and not latency
(memory BW, FLOPS, bulk exceptions, bulk coherency, ...)

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 18

Generalizing the Stream Model

- Medium granularity bulk operations
 - Kernels and stream-LD/ST
- Predictable sequence (of bulk operations)
 - Latency hiding, explicit communication
- Hierarchical control
 - Inter- and intra-bulk
- Throughput-oriented design
- Locality and parallelism
 - kernel locality + producer-consumer reuse
 - Parallelism within kernels

Generalized stream model matches VLSI requirements

Outline

- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism, and scheduling
- Irregular streaming applications

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 20

Parallelism and Locality in Streaming Scientific Applications

VLSI

- **Parallelism**
 - 1bs of FPU's per chip
 - Efficient control
- **Locality**
 - Reuse reduces global BW
 - Locality lowers power
- **Bandwidth management**
 - Maximize pin utilization
 - Throughput oriented I/O (latency tolerant)

Streaming model

- medium granularity bulk operations
 - kernels and stream-LD/ST
- Predictable sequence
- Locality and parallelism
 - kernel locality + producer-consumer reuse

© Mattan Erez EE382V: Principles of Computer Architecture, Fall 2008 - Lecture 18 (c) Mattan Erez 2008 21

Stream Processor Architecture Overview

- Parallelism
 - Lots of FPUs
 - Latency hiding
- Locality
 - Partitioning and hierarchy
- Bandwidth management
 - Exposed communication (at multiple levels)
 - Throughput-oriented design
- Explicit support of stream execution model
 - Bulk kernels and stream load/stores







Maximize efficiency: FLOPs / BW, FLOPs / power, and FLOPs/ area

Stream Processor Architecture (Merrimac)

Multiple FPUs for high-performance

Stream Processor Architecture (Merrimac)

Need to bridge 100X bandwidth gap
Reuse data on chip and build locality hierarchy



Stream Processors

[source: IBM]

[courtesy: SPI]

- And
 - ClearSpeed CSX600, MorphoSys, ...
 - GPUs?

Somewhat specialized processors; very efficient over a range of high-performance applications

Stream Processors are Efficient

[source: SPI]

- Imagine (0.18 μm – 48 FP ALUs)
 - 3.1 W, 132 MHz, 1.5 V (meas.)
- Power dissipation is dominated (>90%) by very predictable sources
 - RFs
 - ALUs
 - switches between ALUs

© Mattan Erez EE382V, Principles of Computer Architecture, Fall 2008 – Lecture 18 (c) Mattan Erez 2008 33

Outline

- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism and scheduling
- Irregular streaming applications

© Mattan Erez EE382V, Principles of Computer Architecture, Fall 2008 – Lecture 18 (c) Mattan Erez 2008 33

SRF Decouples Execution from Memory

← Unpredictable I/O Latencies → ← Static latencies →

Decoupling enables efficient static architecture
Separate address spaces (MEM/SRF/LRF)