
EE382V: Principles in Computer Architecture Parallelism and Locality Fall 2008 Lecture 18 – Stream Processors

Mattan Erez



The University of Texas at Austin







EE382V: Principles of Computer Architecture, Fall 2008 -- Lecture 18 (c) Mattan Erez 2008

Hardware Efficiency → Greater Software Responsibility

- Hardware matches VLSI strengths
 - Throughput-oriented design
 - Parallelism, locality, and partitioning
 - Hierarchical control to simplify instruction sequencing
 - Minimalistic HW scheduling and allocation
 - Bulk operations and decoupling
- Software given more explicit control
 - Explicit hierarchical scheduling and latency hiding
 - Explicit parallelism
 - Explicit locality management and communication
 - Generalize streaming with *bulk gather-compute-scatter*

Must reduce HW "waste" but no free lunch

Stream Processors and GPUs

Stream Processors

- Bulk kernel computation
 - Kernel uses "scalar" ISA
 - VLIW + SIMD
- Bulk memory operations
 - Software latency hiding
 - Stream mem. System
- HW optimized local mem.
 Locality opportunities
- Minimize off-chip transfers
 - With capable mem system
- So far mostly load-time parameters


GPUs

- Bulk kernel computation
 - Kernel uses "scalar" ISA
 - SIMD
- Scalar mem. Operations
 - Threads to hide latency
 - Threads to fill mem. Pipe
- Small shared memory
 - Limited locality
- Rely on off-chip BW
 - Needed for graphics
- Dynamic work-loads
 - Mostly read-only



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism, and scheduling
- Irregular streaming applications

Effective Performance on Modern VLSI




Parallelism, locality, bandwidth, and efficient control (and latency hiding)

Bandwidth Dominates Energy Consumption

Operation	65nm	32nm	16nm
64b FP Operation	38	12.5	4.2
Read 64b from 16KB Cache	17.5	5.3	2
Transfer 64b across chip (10mm, Rep.)	179	179	179
Transfer 64b across chip (10mm, Cap.)	18	18	18
Transfer 64b off chip	154	115	100


Locality/Communication are key; Even then, performance is power-bound






Leads to cache model "merging" on-chip addresses and off-chip memory




















Process *streams* of "bite-sized" data (predetermined sequence)

Generalizing the Stream Model


- Data access determinable well in advance of data use
 - Latency hiding
 - Blocking
- Reformulate to gather compute scatter
 - Block phases into *bulk operations*
- "Well in advance": enough to hide latency between blocks and SWP
- Assume data parallelism within compute phase

Take Advantage of Software:Hierarchical Bulk Operations

- Data access determinable well in advance of data use
 - Latency hiding
 - Blocking
- Reformulate to gather compute scatter
 - Block phases into *bulk operations*




- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Streaming style
 - explicit
 - positively constrained
 - scalable DLP
 - DLP >> SIMD
 - "memory level parallelism"



Parallelism is explicit and compact Control is hierarchical and efficient


- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style
 - explicit locality
 - positively constrained








- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Streaming style
 - explicit locality
 - positively constrained
 - explicit communication



Locality is explicit and compact Communication is explicit

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Latency Tolerance
 - Throughput oriented I/O
 - Increasing on-/off-chip latencies
- Minimum control overhead



Hardware designed for throughput and not latency (memory BW, FLOPS, bulk exceptions, bulk coherency, ...)

Generalizing the Stream Model

- Medium granularity bulk operations
 - Kernels and stream-LD/ST
- Predictable sequence (of bulk operations)
 - Latency hiding, explicit communication
- Hierarchical control
 - Inter- and intra-bulk
- Throughput-oriented design
- Locality and parallelism
 - kernel locality + producer-consumer reuse
 - Parallelism within kernels

Generalized stream model matches VLSI requirements




- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism
 - Locality
 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism, and scheduling
- Irregular streaming applications

Parallelism and Locality in Streaming Scientific Applications

VLSI

- Parallelism
 - 10s of FPUs per chip
 - Efficient control
- Locality
 - Reuse reduces global BW
 - Locality lowers power
- Bandwidth management
 - Maximize pin utilization
 - Throughput oriented I/O (latency tolerant)



Streaming model

- medium granularity bulk operations
 - kernels and stream-LD/ST
- Predictable sequence
- Locality and parallelism
 - kernel locality + producer-consumer reuse




input

output


Stream Processor Architecture Overview

- Parallelism
 - Lots of FPUs
 - Latency hiding
- Locality
 - Partitioning and hierarchy
- Bandwidth management
 - Exposed communication (at multiple levels)
 - Throughput-oriented design
- Explicit support of stream execution model
 - Bulk kernels and stream load/stores

Maximize efficiency: FLOPs / BW, FLOPs / power, and FLOPs/ area




Multiple FPUs for high-performance




8 G R


Need to bridge 100X bandwidth gap Reuse data on chip and build locality hierarchy




<u> A GR</u>

LRF provides the bandwidth through locality Low energy by traversing short wires







Enables efficient instruction-supply



SRF reduces off-chip BW requirements (producerconsumer locality); enables latency-tolerance




Inter-cluster switch adds flexibility: breaks strict SIMD and assists memory alignment



Cache is a BW amplifier for select accesses

Stream Processors




- ClearSpeed CSX600, MorphoSys, ...

- GPUs?

Somewhat specialized processors; very efficient over a range of high-performance applications

Stream Processors are Efficient






- Imagine (0.18 µm 48 FP
 - 3.1 W, 132 MHz, 1.5 V (meas.)
- Power dissipation is dominated (>90%) by very predictable sources
 - switches between ALUs



- Hardware strengths and the stream execution model
- Stream Processor hardware
 - Parallelism

 - Hierarchical control and scheduling
 - Throughput oriented I/O
- Implications on the software system
 - Current status
- More details on HW and SW tradeoffs
 - Locality, parallelism, and scheduling
- Irregular streaming applications

SRF Decouples Execution from Memory



Decoupling enables efficient static architecture Separate address spaces (MEM/SRF/LRF)