EE382N (20): Computer Architecture - Parallelism and Locality Spring 2015 Lecture 09 – GPUs (II)

Mattan Erez



The University of Texas at Austin

1



Recap

Streaming model

- 1. Use many "slimmed down cores" to run in parallel
- 2. Pack cores full of ALUs (by sharing instruction stream across groups of fragments)
 - Option 1: Explicit SIMD vector instructions
 - Option 2: Implicit sharing managed by hardware
- 3. Avoid latency stalls by interleaving execution of many groups of fragments

- When one group stalls, work on another group Kayvon Fatahalian Kayvon Fatahalian

2

Make the Compute Core The Focus of the 3 Architecture

- Photessessing
- Sterbuild the perturbation of the perturbati



ECE 498AL, University of Illinois,

Urbana-Champaign

Graphic Processing Units (GPUs)

- General-purpose many-core accelerators
 - Use simple in-order shader cores in 10s / 100s numbers
 - Shader core == Streaming Multiprocessor (SM) in NVIDIA GPUs
- Scalar frontend (fetch & decode) + parallel backend
 Amortizes the cost of frontend and control





CUDA exposes hierarchy of data-parallel threads⁵

- SPMD model: single kernel executed by all scalar threads
- Kernel / Thread-block
 - Multiple thread-blocks (cooperative-thread-arrays (CTAs)) compose a kernel

Kernel				
Thread-block	Thread-block			
(CTA)	(CTA)			



CUDA exposes hierarchy of data-parallel threads⁶

- SPMD model: single kernel executed by all scalar threads
- Kernel / Thread-block / Warp / Thread
 - Multiple warps compose a thread-block
 - Multiple threads (32) compose a warp



A warp is scheduled as a *batch* of threads

SIMT for balanced programmability and HW-eff.

- SIMT: Single-Instruction Multiple-Thread
 - Programmer writes code to be executed by scalar threads
 - Underlying hardware uses **vector** SIMD pipelines (lanes)
 - HW/SW groups **scalar** threads to execute in **vector** lanes
- Enhanced programmability using SIMT
 - Hardware/software supports **conditional branches**
 - Each thread can follow its own control flow
 - Per-thread load/store instructions are also supported
 - Each thread can reference arbitrary address regions



Older GPU, but high-level same

- Expand performance sweet spot of the GPU
 - Caching
 - Concurrent kernels
 - FP64
 - 512 cores
 - GDDR5 memory
- Bring more users, more applications to the GPU
 - C++
 - Visual Studio
 Integration
 - ECC





Streaming Multiprocessor (SM)

- Objective optimize for GPU computing
 - New ISA
 - Revamp issue / control flow
 - New CUDA core architecture
- 16 SMs per Fermi chip
- 32 cores per SM (512 total)
- 64KB of configurable
 L1\$ / shared memory

	FP32	FP64	INT	SFU	LD/ST
Ops / clk	32	16	32	4	16

Ins	Instruction Cache				
Scheduler		Scheduler			
Dispatch		Dispatch			
	Regist	er File			
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Load/Store Units x 16					
Special Func Units x 4					
Interconnect Network					
64K Configurable Cache/Shared Mem					
Uniform Cache					

SM Microarchitecture

- New IEEE 754-2008 arithmetic standard
- Fused Multiply-Add (FMA) for SP & DP
- New integer ALU optimized for 64-bit and extended precision ops



Ins	Instruction Cache				
Scheduler		Scheduler			
Dispatch		Dispatch			
	Regist	er File			
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Core	Core	Core	Core		
Load	Load/Store Units x 16				
Special Func Units x 4					
Interconnect Network					
64K Configurable Cache/Shared Mem					
Uniform Cache					



Memory Hierarchy

- True cache hierarchy + on-chip shared RAM
 - On-chip shared memory: good fit for regular memory access
 - dense linear algebra, image processing, ...
 - Caches: good fit for irregular or unpredictable memory access
 - ray tracing, sparse matrix multiply, physics ...
- Separate L1 Cache for each SM (16/48 KB)
 - Improves bandwidth and reduces latency
- Unified L2 Cache for all SMs (768 KB)
 - Fast, coherent data sharing across all cores in the GPU





GigaThread[™] Hardware Thread Scheduler

 Hierarchically manages tens of thousands of simultaneously active threads

 10x faster context switching on Fermi

• Overlapping kernel execution





GigaThread Streaming Data Transfer Engine

- Dual DMA engines
- Simultaneous CPU→GPU and GPU→CPU data transfer



 Fully overlapped with CPU/GPU processing Kernel 0 **GPU** SDT1 CPU SDT0 Kernel 1 CPU SDT0 SDT1 **GPU** SDT0 Kernel 2 CPU **GPU** SDT1 Kernel 3 CPU SDT0 GPU SDT1

Thread Life Cycle in HW

Kernel is launched on the SPA Host Kernels known as grids of thread blocks Thread Blocks are serially distributed Kernel 1 to all the SM's Potentially >1 Thread Block per SM At least 96 threads per block Each SM launches Warps of Thread 2 levels of parallelism Kernel 2 SM schedules and executes Warps that are ready to run **Block (1, 1)** As Warps and Thread Blocks Thread Thread complete, resources are freed (0, 0)(1, 0)SPA can distribute more Thread Blocks Thread Thread (1, 1)(0,1)Thread Thread



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign