



A brief introduction to Memory system proportionality and resilience Mattan Erez

The University of Texas at Austin





With support from



- NSF Award #0954107





The constraints:

- Power/energy
- Time
- Money
- Correctness





Can't work harder – have to work smarter





Can't work harder – have to work smarter

Efficient & Proportional





Multiple constraints and needs \rightarrow

Heterogeneity

asymmetry

specialization





big.LITTLE and per core DvFSStatic and dynamic asymmetry

Accelerators

- Programmable and fixed-function





Throughput cores Latency cores Specialized cores

 \rightarrow proportionality of compute





Great, we solved the easy part: proportional compute





Programming is hard Memory is hard





The memory challenge (outline)

- Why do memory systems look the way they do?
 - Efficiency and reliability
 - Abstractions for architects
- Role of heterogeneity and programs
- Some interesting mechanisms
- Where do we go from here?

NZ



Storage **device** options abound

- SRAM
- DRAM
- FLASH
- STT-/M- RAM
- PCM, Memristor, RRAM, ...





Architects should think in **abstractions** – Research should be general

NZ



The **fundamentals**

Cheap Energy efficient High capacity Low latency High throughput Reliable





Memory must be **cheap**

- Memory is already too expensive
 - 15 50% of system cost (or more)
- But, margins razor thin (commodity)





Memory must be energy efficient

- Memory accounts for 15 60+%
 of "compute" energy and getting worse
 - More capacity
 - Proportional compute





Memory must be **high capacity**

- Memory footprints keep growing
 - More interesting data
 - More data
 - More specialized data structures







Memory must be **high capacity** Many chips

					1 1							_				ľ
	_					_	_	_								H
																L
																ſ
																Г
	—						—									Г
																Г

											Г				
															ĺ

-						
_	-		-	-	-	





Memory must be **high capacity** Many chips Denser mem, Fewer chips

) (Г				
ſ				Γ	Γ			Γ									
Ι																	
Ι																	
Ι																	
Ι																	

_							
Г	Τ						
	Т				Γ	Γ	
	Т						
	Т						Γ
	Т						
	Ť						





		П		П		П	
	П	П	П	П	т	П	
	П	П	П	П	т	П	
	П	П	П	П	т	П	
	П	П	П	П	т	П	
	П	П	П	П	т	П	
		ΠT	ш	ш	т		
			п	п	Т		
			п	п	Т		
			п	п	Т		
			п	п	Т		

	т	т								
	т	т								
	т	т								
	т	т								
	т	т								
	т	т								
	т	т								
	т	т								
	т	т								
	т	т								



Memory must be **high capacity** Many chips Denser mem,

Т	Т					
	t	$^+$				
	t	T	T			
	T	T				
	Т	Т	Г			
	T	T				

Γ			Γ	Γ	Γ
Γ			Γ	Γ	Γ
Γ			Γ	Γ	Γ
Γ			Γ	Γ	Γ

Г	Т							
	Т	Т		Γ	Γ	Γ	Г	
	Т	Т		Γ	Γ	Γ	Г	
	Т	Т		Γ	Γ	Γ	Г	
	Т	Т		Γ	Γ	Γ	Г	
Г	Т	Т				Г	Г	

Fewer chips









Many dice, **Fewer chips**









NZ



Memory composed of

- Multiple modules
- Each module with $N \ge 1$ components
- Lots of cells per component
- Each cell >= 1 bit





Memory should be **low latency**

- Latency == performance
- Except when sufficient concurrency

NZ



Low latency **conflicts** with

- Cheap
- Capacity
- Sometimes with
 - Throughput
 - Energy
 - Reliability





Latency components:

- Memory cell access
- Data transfer
- Queuing





Latency impacted by cell access denser/efficient -> higher latency

– Small cells \rightarrow sensitive circuits \rightarrow slow reads

- Writes even more complicated



+ latency

- density
- cost
- energy



- latency
- + density
- + cost
- + energy





Caching to the rescue

- Store some data somewhere fast





Short distances improve latency – It's all about the wires





Short distances improve latency – It's all about the wires



latencyenergy





Short distances improve latency – It's all about the wires



- + latency
- + energy
- capacity

- latency
- energy
- + capacity





Hierarchy to the rescue





Hierarchy to the rescue







Hierarchy to the rescue







Memory system

- Modules, packages, components
- Arranged in a hierarchy
- Each memory component
- Has hierarchy

- Has caching/buffering







Latency impacted by queuing





Deep queues improve **locality** – Higher throughput

- Higher efficiency
- Often hurts latency









Memory must be **high throughput** – More and more latency hiding




Memory must be **high throughput** Many chips Fewer chips





н	н	H	H	H	H	H	H	H	H	н	_	H	н	_	H	H	H	н	H
Н	Н	H	H	H	H	H	H	H	H	Н	H	H	Н	H	H	H	H	Н	Н
Н	н	μ	μ	μ	μ	μ	μ	μ	μ	н	μ	μ	н	μ	μ	μ	μ	н	H
Н	Н	H	H	H	H	H	H	H	H	н	H	H	н	H	H	H	H	н	Н
		F	F	F	F	F	F	F	F	Η		F	Η		F	F	F	Η	
Н	-									Н	-		Н	-				Н	H



_									
									Ξ
	щ	щ	щ	щ	н	_	щ	ц.	ш
	H	⊷	⊷	↔	н	+	H	⊷	
	H	÷	÷	÷÷	н	+	H	H	H
	H	H	H	tt	Ħ		H	H	H
				ш	ш				
		П	П	П	П				П
	⊢⊢	⊷	⊷	₩		+-	⊢⊢	++-	
	H	⊷	⊷	++	н	+	H	⊷	H
					Н				H

High capacity per pin requires efficient access

NZ



Packaging/interfaces improve throughput – 3D integration

- Limited capacity





TSV

terposer



ic Lay

Logic Layer

Packaging/interfaces improve throughput

Logic Laye

- 3D integration
- Limited capacity
- More hierarchy levels

Heterogeneity!





Latency + throughput + efficiency → parallelism





Access cell





Latency + throughput + efficiency \rightarrow parallelism Many pins in parallel

Access many cells in parallel





Many pins in parallel over multiple cycles







Latency + throughput + efficiency → parallelism

Many pins in parallel over multiple cycles

Access even more cells in parallel





To recap

- Locality
- Hierarchy
- Parallelism





Memory must be **reliable**

- Written data must be recalled "correctly"





Reliability challenges

- "Natural" change in cell value
- Induced change in cell value
- Read errors
- Write errors
- Wearout and defects





Natural causes of value change







Natural causes of value change







Natural causes of value change







Natural causes of value change



Retention control

- Less dense
- Writes slower/higher-energy
- Can use different devices





Induced change in value

- Writing or reading disturbs nearby cells
- Worse for writes
- Technology and design dependent





Read errors

- Because of small margins for efficiency





Write errors

- Writing implies changing a state or value
- Stochastic



NZ



Write errors

- Writing implies changing a state or value
- Stochastic



- Waiting inefficient and slow
- Write error control conflicts w/ other errors

NZ

(c) Mattan Erez



Wearout and defects







Wearout and defects

- Sparing
- Extra margins
- Retirement
- Compensation (ECC)





Summary: no "good" memory – It's all about tradeoffs





Example: DRAM

- Efficient and reliable reads and writes
- Leaky
- Density problematic
- Fairly fast reads and writes
- Parallelism determined by cost
- Fast decay (short retention)
 - High variability
- Rare, but important flips
- Very rare disturbs
- Slow wearout



Example: FLASH

- High-energy writes
- Very dense
- Slow reads
- Very slow writes
- Parallelism determined by technology
- Very slow decay (good retention)
- Flips only on periphery
- Write disturbs problematic
- Fast wearout



HE UNIVERSITY OF TEXAS AT AUSTIN

Example: **PCM**

- High-energy writes
- Dense
- Fast reads
- Fast-ish writes
- Parallelism determined by cost
- Slow decay (OK retention)
- Flips only on periphery
- Write disturbs problematic
- Fast wearout





Summary of heterogeneity: interrelated tradeoffs

- Efficiency
- Capacity
- Latency
- Bandwidth
- Parallelism (granularity)
- Reliability





The role of heterogeneous **processors** heterogeneous **applications**





Proportional compute

- Latency oriented
- Throughput oriented
- Specialized





Application characteristics

- Latency sensitive
- Bandwidth sensitive
- Few tasks or many tasks





Application compute **styles**

- Batch
- Realtime
- Response time





Application data usage

- Capacity
- Locality
- Precision
- Persistence





Memory **must be heterogeneous** but **illusion of homogeneity** is nice





The solution: Adaptive proportional memory systems





The solution: Adaptive proportional memory systems





Adaptive reliability





Adaptive reliability

- Adapt the mechanism
- Adapt the error rate
 - precision (stochastic precision)




Adaptive reliability

- By type
 - Application guided
- By location (83)
 - Machine-state guided





Example: Virtualized ECC

- Adapt the mechanism







NZ





NZ











NZ









Caching work great







Bonus: flexibility of ECC



Normalized Energy-Delay Product





Example: FREE-p

- Adapt to wearout state





FREE-p insights:

- Wearout is gradual
- Adapt ECC strength to wearout degree
- Limit ECC need with adaptive repair
 - Retire and remap





Adapt ECC strength – Multi-tiered ECC





Different cells need different protection





Fine-grain retirement is key



NZ

(c) Mattan Erez



Adaptive **FG repair**







Impact of repair and remap is gradual







Adaptive granularity (parallelism)





Applications have diverse locality







Coarse- or **fine-**grained memory access? CG-Only: Wide DRAM channel



FG-Only: Many narrow channels







Coarse- or fine-grained memory access?









Dynamically **adapt** granularity → best of both worlds







Subranked memory

- Adapt parallelism







Sectored caches – Track granularity

Long cache line







Granularity information?

- Application provided (when allocated)
- System learned (when accessed)





Dynamically **adapt** granularity







Memory is heterogeneous Applications are heterogeneous this is a good thing





Adaptivity is key





Sometimes need application help – **Programming models and analyses crucial**





Think **abstractions** rather than examples





Memory is heterogeneous Applications are heterogeneous this is a good thing

Adaptivity is key

Sometimes need application help – **Programming models and analyses crucial**

Think abstractions rather than examples