




Computing on the Lunatic Fringe: Exascale Computers and Why You Should Care

Mattan Erez

The University of Texas at Austin





Arch-focused whole-system approach

Efficiency requirements require crossing layers

Algorithms are key

- Compute less, move less, store less

Proportional systems

- Minimize waste

Utilize and improve emerging technologies

Explore (and act) up and down

- Programming model to circuits

Preferably implement at micro-arch/system



Big problems and emerging platforms

Memory systems

- Capacity, bandwidth, efficiency – impossible to balance
- Adaptive and dynamic management helps
- New technologies to the rescue?
- Opportunities for in-memory computing

GPUs, supercomputers, clouds, and more


- Throughput oriented designs are a must
- Centralization trend is interesting

Reliability and resilience

- More, smaller devices – danger of poor reliability
- Trimmed margins – less room for error
- Hard constraints – efficiency is a must
- Scale exacerbates reliability and resilience concerns




Lots of interesting multi-level projects







A **superscale computer** is
a high-performance system for
solving **big problems**








A **supercomputer** is a high-performance system for solving **big cohesive problems**



A **supercomputer** is a high-performance system for solving **big cohesive problems**





Simulate

Analyze

Predict



Simulate

Analyze

Predict



Supercomputers are general

- Not domain specific

Cloud computers are general

- Algorithms keep changing




Superscale computers must balance

- Compute
- Storage
- Communication
- Constraints
 - OpEx and CapEx



Super is never super enough






What's keeping us from **exascale**?



The **power** problem





Solution: build more **efficient systems**



Exascale computers are a lunacy:

- Crazy big (1M processors, >10MW)
- Need efficiency of embedded devices
- Effective for many domains
- Fully programmable



Why should you care?

Harbingers of things to come

Discovery awaits

Enable and promote **open innovation**




Where does the power go?



Cooling and infrastructure

- Amazing mechanical and electrical systems
- Getting close to optimal efficiency



17 PFLOP/s
18,688 nodes
>8 MW
~200 cabinets
~400 m² floorspace




Actual processing


I/O




Arithmetic




Comm.




Control



Memory



Idle/margin



How much of each component?



The budget: **Power \leq 20MW**



20MW / 1 exa-FLOP/s
Energy \leq
20pJ/op
50 GFLOPs/W sustained



20MW / 1 exa-FLOP/s

Energy \leq

20pJ/op



50 GFLOPs/W sustained

Best supercomputer today: **$\sim 300\text{pJ/op}$**



Arithmetic

64-bit floating-point operation




Rough estimated numbers




Enough headroom?




Unfortunately, hard tradeoffs





Need **more headroom**

- Minimize waste




Do we care about single-unit performance?
Must all results be equally precise?
Must all results be correct?

Lunacy?





Relaxed reliability and precision

- Some lunacy
(rare easy-to-detect errors + parallelism)
- **Lunatic fringe: bounded imprecision**
- Lunacy: live with real unpredictable errors










Bounded Approximate Duplication





Bounded Approximate Duplication








- Supercomputers are general
→ Dynamic **adaptivity** and tuning
- Some programmers crazier than others
 - Large effort in error-tolerant algorithms



Proportionality and overprovisioning



- Arithmetic
- Control
- Memory
- Margin





Architecture goals:

- Balance possible and practical
- Enable generality
- Don't hurt the common case

It's all about the algorithm




Architecture goals:

- Balance possible and practical
- Enable generality
- Don't hurt the common case

Architecture concepts so far:

- Proportionality
 - Adaptivity
 - SW-HW co-tuning
- Locality
- Parallelism




How to control a **billion arithmetic units**?



Hierarchy minimizes control cost

– Amortize control decisions



Program

Teams

Processes

Threads

Instructions


Machine

Cabinets
/modules

Nodes

Cores


HW units





Hierarchy minimizes control cost

– Amortize control decisions




Program

Teams

Processes



Threads

Instructions






What does a **HW instruction** do?



GPU




Embedded


Amortize/specialize more

CPU



Single-thread or bulk-thread






Heterogeneity is a necessity
→ **disciplined specialization**



Must balance generality and control cost

Over-specialization **stifles innovation**

– **Algorithms more important than hardware**



Heterogeneity is **lunacy**

- Programming and tuning extremely tricky
- Diverse and rapidly evolving algorithms



Disciplined heterogeneity

Scarcity of choice

- **Throughput** oriented
- **Latency** oriented
- **Disciplined reconfigurable** accelerators



Heterogeneous computing already here

- “GPU” for throughput
- CPU for latency
- Abstracted FPGA accelerators



Heterogeneous computing already here

Titan node (Cray XK7)

Copyrighted
picture of
an XK7 node

Copyrighted
picture of
Kepler die

Copyrighted
picture of
Opteron die

NVIDIA GPU + AMD CPU

Stampede node

Copyrighted
picture of
Xeon Phi card

Copyrighted
picture of
Xeon Phi die

Copyrighted
picture of
Sandy Bridge die

Copyrighted
picture of
Stampede
node


Intel Xeon CPU + Xeon Phi




Choose most efficient core



Choose most efficient core





- Arithmetic
- Control
- Memory
- Margin









Generalize the throughput core









Generalize the throughput core






Generalize the throughput core





Synchronization may impair execution

- Predict when necessary → robust optimization
- **Adaptive compaction**



(a) Example control flow graph

SIMD Lanes			
L0	L1	L2	L3
0	1	2	3
4	5	6	7
	1		
8	9	A	B
		7	
		A	
0		2	3
4	5	6	
0	1	2	3
8	9		B
4	5	6	7
8	9	A	B

(b) Execution flow without compaction

SIMD Lanes			
L0	L1	L2	L3
0	1	2	3
4	5	6	7
8	9	A	B
	1	A	7
0	5	2	3
4	9	6	B
8			
0	1	2	3
4	5	6	7
8	9	A	B
Saved			
Saved			

(c) Execution flow with compaction




Architecture goals:

- Balance possible and practical
- Enable generality
- Don't hurt the common case

Architecture so far:

- Proportionality
 - Adaptivity
 - Heterogeneity
 - SW-HW co-tuning
- Locality
- Parallelism
- Hierarchy



Heterogeneity is **lunacy**


- Programming and tuning extremely tricky
- Diverse and rapidly evolving algorithms

How can we **program** these machines



Hierarchical languages restore **some** sanity

- **Abstract** key tuning knobs
 - Parallelism
 - Locality
 - Hierarchy
 - Throughput





Hierarchical languages restore some sanity

- CUDA and OpenCL
- Sequoia (Stanford)
- Habanero (Rice)
- Phalanx (NVIDIA)
- Legion (Stanford)
- Working into X10, Chapel
- ...

Domain specific languages even better



A counter example: DE Shaw Research **Anton**

Copyrighted
picture of
Anton package
(Google
image search)

Copyrighted
figure demonstrating
molecular dynamics
(Google
image search)

Copyrighted
figure of
Anton system
(Google
image search)




Another counter example?


Microsoft Catapult

- Disciplined reconfigurability for the cloud
- Distributed FPGA accelerator
 - Within form-factor and cost constraints
- Architected interfaces and compiler
 - Compiler for software, not (just) hardware

Copyrighted
figure of
datacenter
(Google image search)

Copyrighted
figure of
Catapult diagram
(from ISCA 2014 paper)








Fast + large →
hierarchy



Fast + large → hierarchical








Large + efficient →
heterogeneity



Large + efficient → heterogeneous






Heterogeneous + hierarchical
→ **big mess**

Research just starting

- New mechanisms needed
- Very interesting tradeoffs with reliability





Fast + efficient

→ **control hierarchy**
+ **parallelism**



Fast + efficient

→ **hierarchy + parallelism**





Access cell



Fast + efficient

→ **hierarchy + parallelism**





Access many
cells in parallel



Fast + efficient

→ **hierarchy + parallelism**





Many pins
in parallel over
multiple cycles

Access even more
cells in parallel



Fast + efficient

→ hierarchy + parallelism





Many pins
in parallel over
multiple cycles

Access even more
cells in parallel





Hierarchy + parallelism → potential waste







Is fine-grained access better?

- Wasteful when all data is needed








Dynamically **adapt** granularity → best of both worlds





Dynamically adapt granularity






Cost + ... → **poor reliability**


Efficiency + ... → **poor reliability**

New + ... → **poor reliability**




Compensate with error protection

- ECC




Compensate with **proportional protection**




Adaptive reliability

- Adapt the **mechanism**
- Adapt the **error rate**
 - precision (stochastic precision)




Adaptive reliability


- By **type**
 - Application guided
- By **location**
 - Machine-state guided






Example: **Virtualized ECC**



- Adapt the mechanism

















Caching work great





Bonus: **flexibility** of ECC



Normalized Energy-Delay Product




Can we do even better?

– Hide second-tier



FrugalECC = Compression + VECC





Adapt resilience scheme or adapt storage?






Figure 3: Frugal ECC layout for chipkill-correct (64-bit redundancy).




Adapt compression scheme too! Coverage-oriented-Compression (CoC)






PARSEC.L



NPB.B







Experiments promising:

Match or exceed reliability

Improve power

Minimal impact on performance







Architecture goals:


- Balance possible and practical
- Enable generality
- Don't hurt the common case

Architecture so far:

- Proportionality
 - Adaptivity
 - SW-HW co-tuning
 - Heterogeneity
- Locality
- Parallelism
- Hierarchy



The **reliability** challenge





Detect → Contain → Repair → Recover



Today's techniques not good enough

- Hardware support expensive
- Checkpoint-restart doesn't scale




Exascale resilience **must be**:

- Proportional
- Parallel
- Adaptive
- Hierarchical
- Analyzable



Containment domains

- Embed resilience within application
- Match system hierarchy and characteristics
- Analyzable abstraction consistent across layers



CDs don't communicate erroneous data

CDs have means to recover



Phalanx C++ program

```
int main(int argc, char **argv)
{
    main_task here = phalanx::initialize(argc, argv);
    ... Create test arrays here ...
    // Launch kernel on default CPU ("host")
    openmp_event e1 = async(here, here.processor(), n)
        (host_saxpy, 2.0f, host_x, host_y);
    // Launch kernel on default GPU ("device")
    cuda_event e2 = async(here, here.cuda_gpu(), n)
        (device_saxpy, 2.0f, device_x, device_y);
    wait(here, e1&e2);
    return 0;
}
```

CD Annotations
resiliency model

efficiency-oriented
programming model

CD API
resiliency interface

Runtime Library Interface

CD control and persistence

Microkernel

Hardware Abstraction Layer


ECC, status

Machine

Error
Reporting
Architecture




Mapping example: SpMV

Matrix **M**Vector **V**

```
void task<inner> SpMV( in M, in Vi,  
out Ri) {  
    forall(...) reduce(...)  
        SpMV(M[...], Vi[...], Ri[...]);  
}  
  
void task<leaf> SpMV(...) {  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            resi[r] += data[c]*Vi[cIdx[c]];  
            prevC=c;  
        }  
}
```




Mapping example: SpMV



```
void task<inner> SpMV( in M, in vi,  
out Ri) {  
    forall(...) reduce(...)  
    SpMV(M[...], Vi[...], Ri[...]);  
}  
  
void task<leaf> SpMV(...) {  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            resi[r] += data[c]*Vi[cIdx[c]];  
            prevC=c;  
        }  
}
```




Mapping example: SpMV



```
void task<inner> SpMV( in M, in Vi,  
out Ri) {  
    forall(...) reduce(...)  
        SpMV(M[...], Vi[...], Ri[...]);  
}  
  
void task<leaf> SpMV(...) {  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            resi[r] += data[c]*Vi[cIdx[c]];  
            prevC=c;  
        }  
}
```

Matrix \mathbf{M} Vector \mathbf{V}

Distributed to 4 nodes






Mapping example: SpMV



Matrix **M** Vector **V**


```
void task<inner> SpMV( in M, in Vi,  
out Ri) {  
    forall(...) reduce(...)  
        SpMV(M[...], Vi[...], Ri[...]);  
}  
  
void task<leaf> SpMV(...) {  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            resi[r] += data[c]*Vi[cIdx[c]];  
            prevC=c;  
        }  
}
```

Distributed to 4 nodes





Mapping example: SpMV





```
void task<inner> SpMV(in M, in Vi, out Ri) {
    cd = begin(parentCD);
    preserve_via_copy(cd, matrix, ...);
    forall(...) reduce(...);
    SpMV(M[...], Vi[...], Ri[...]);
    complete(cd);
}

void task<leaf> SpMV(...) {
    cd = begin(parentCD);
    preserve_via_copy(cd, matrix, ...);
    preserve_via_parent(cd, veci, ...);
    for r=0..N
        for c=rowS[r]..rowS[r+1] {
            resi[r] += data[c]*Vi[cIdx[c]];
            check {fault<fail>(c > prevC);}
            prevC=c;
        }
    complete(cd);
}
```

API

begin

configure


preserve

check


complete



SpMV preservation tuning



Hierarchy Matrix \mathbf{M} Vector \mathbf{V}




Natural redundancy

```
void task<leaf> SpMV(...) {  
    cd = begin(parentCD);  
    preserve_via_copy(cd, matrix, ...);  
    preserve_via_parent(cd, vec_i, ...);  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            res_i[r]+=data[c]*v_i[cIdx[c]];  
            check {fault<fail>(c > prevC);}  
            prevC=c;  
        }  
    complete(cd);  
}
```



Concise abstraction for complex behavior






```
void task<leaf> SpMV(...) {  
    cd = begin(parentCD);  
    preserve_via_copy(cd, matrix, ...);  
    preserve_via_parent(cd, veci, ...);  
    for r=0..N  
        for c=rowS[r]..rowS[r+1] {  
            resi[r] += data[c]*veci[cIdx[c]];  
            check {fault<fail>(c > prevC);}  
            prevC=c;  
        }  
    complete(cd); }
```

Local copy or regen


Sibling

Parent (unchanged)






Recovery: concurrent, hierarchical, adaptive





Analyzable

- Application model (tree)
- Overhead model
- Fault model





Analyzable

$$q[0, m, n] = (1 - p_c)^{m \cdot n}$$

- Probability that all child CDs experienced no failures

$$q[x, m, n] = \left(\sum_{i=0}^x \binom{i+m-1}{i} p_c^i (1 - p_c)^m \right)^n$$

- Probability that all child CDs experienced at most x failures in the m serial CDs

$$d[0, m, n] = q[0, m, n]$$

- Probability that all child CDs experienced exactly 0 failures


$$d[x, m, n] = q[x, m, n] - q[x - 1, m, n]$$

- Probability that sibling with the most failure experiences exactly x failures

$$T_{parent}[x, m, n] = \sum_{i=0}^{\infty} (i + m) T_c d[i, m, n]$$



Heterogeneous CDs

Asymmetric preservation and restoration






Analyzable?






CDs are scalable





CDs are proportional and efficient





Architecture goals:

- Balance possible and practical
- Enable generality
- Don't hurt the common case

It's all about the algorithm



Architecture goals:

- Balance possible and practical
- Enable generality
- Don't hurt the common case

Architecture so far:

- Proportionality
 - Adaptivity
 - SW-HW co-tuning **+ analyzability**
 - Heterogeneity
- Locality
- Parallelism
- Hierarchy

**Arithmetic
Control
Memory
Reliability
Programming**



Exascale computers are **lunacy**



Exascale computers are lunacy
science



Harbingers of things to come
Discovery awaits
Enable and promote **open innovation**

Math +
Systems +
Engineering +
Technology