This is one of many many papers on thread-level speculation. I’ll try to add more reading when I have time, but for now you may also consider:
- Sohi’s MultiScalar
- Rotenberg’s Trace Processors
- Akkari et al. HTM (I’ll have to check this reg)
- Hardware Transactional Memory (Stanford, Wisconsin, MIT, UT)
